An improved NS architecture is proposed that takes only one extra clock cycle for NS and achieves a first-order NS with a zero at 0.9 using an 8-bit split capacitor digital-to-analog converter (DAC) ...