Traditionally, external SRAMs feature a parallel interface. Given the memory requirements for most of SRAM-based applications, it’s no surprise that parallel is a better option. For the high ...
Track 7 of this year’s DesignCon conference is “Design Parallel and Memory Interfaces” and addresses the latest design techniques and signal and power integrity issues to meet the performance ...
The Open Coherent Accelerator Processor Interface (OpenCAPI), announced at this week's Flash Memory Summit, is managed by the OpenCAPI Consortium. It’s a new high-performance bus interface designed ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results